With the proliferation of 
INTRODUCTION
Floorplan design is a stage in VLSI design which determines the locations of modules. Being applied before placement and routing, floorplan design dominates the resulting area and performance. The objectives of floorplan design vary from (1) to minimize area, (2) to reduce wirelength, (3) to maximize routability, (4) to minimize power consumption, ( 5 ) to determine the shapes of flexible blocks, and (6) to maximize yield. Since area minimization is a fundamental problem of VLSI design, in this paper, we restrict ourselves to the area minimization floorplan problem. On the other hand, as the rapid increase of the transistor count in chip design, more and more design teams attempt to figure out an efficient way to combine their designs. Besides, designers in the same group are widely separated. The designers have to communicate each other by e-mail or by telephone. If there exists an efficient way to manage the designs with high fidelity, the designers can accelerate the design cycle, The Internet is a good choice. The salient feature of the Internet is distributed computing and resource sharing. Hence, a hierarchical design is especially suitable to be solved on the Internet. Concerning these two issues together, in this paper, the authors try to solve the area minimization floorplan problem in the Internet environment. We propose a novel algorithm in section 3, RMG algorithm, which takes advantage of the Internet to accelerate the computing of the floorplan for minimum area. RMG algorithm shortens the critical paths of computing and collaboratively completes the computing. By solving this problem, it could be seen that the infrastructure of the Internet is suitable for EDA problems. This paper is organized as follows. The preliminaries about floorplan are descirbed in Section 2. Section 3 formulates the problem as well as introduces RMG algorithm. The implementation and experimental results are shown in Section 4. Section 5 finally gives the conclusion of this paper.
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PRELIMINARIES

Terminology
Before introducing the fundamental area minimization algorithm for floorplan, there exist six definitions as follows. A floorplan for n modules is an enveloping rectangle which contains n non-overlapping rectilinear regions. A slicing floorplan is a floorplan which is obtained by recursively subdividing a rectangle into two parts with either a horizontal or a vertical line. [3] showed the optimal algorithm for area minimization of a slicing tree. Specifically, the time complexity of this algorithm is O(nd), in which n is the number of modules and d is the depth of the slicing tree. In this paper, we adopt the representation of [4] which can represent rectangular and L-shaped modules. By this representation, slicing floorplans and wheels can be manipulated. Since this representation is in the form of a binary tree, it also has the hierarchy property of a slicing tree.
Node Types
From section 2.1, the internal nodes of a floorplan tree are corresponding to cut lines, while the leaves are corresponding to modules. The node type of a module can be represented by the N series nodes; however, the node type of a cut line can vary from V series, H series, M series, LV series and LH series as shown in Figure 3 .
Figure 3. Node types
Hybrid Rectangular L-Shaped (HRL) Algorithm
After introducing the various node types, we present HRL algonthm [4] in this section. HRL algorithm expresses how to combine V, H, M, LV and LH series nodes Each of thcm represents different combination method of two subtrees. HRL algorithm generates an optimal solution, the minimum area of an enveloping rectangle occupied by all modules. Here, we detail three typical combination algorithms VO combination algorithm: Let n be a VO node According to the definition of VO node, the left-child n l and rightchild n2 represent two NO type nodes The goal is to veitically combine n l and n2. Let L,, and L,, be the sorted irredundant realization lists of n l and n2. (hl,,,(i) 
The VO combination algorithm constructs a new irredundant realization list Ln of n by sequentially combining L,, and Ln2 from the beginning to the end. The relationship between L,. L,, and Ln2 is as follows.
Actually, the combination can be achieved with the time complexity O(nl+n2) We don't have to consider all nl X 112 combinations because many of them are redundant. V3 combination algorithm: Let n be a V3 node. By the definition of V3 node, the left child n l and the right ckild wl,(k) = w2,(k) = wJ,/(I) + C V I , ,~) , n2 represent two NO type nodes. The goal is to vertically combine n l and n2 and forms an L-shaped (N3 type) module. Let L,, and Ln2 be the sorted irredundant realization lists of nl and nz. (hl,,,(i) ,,, and (hlnZ(j), h2,,,(j) , wlnz(j), w2,&)) expresses the j" element of LnZ. The V3 combination algorithm constructs a new irredundant realization list L, by sequentially combining L,, and Ln2 from the beginning to the end as follows.
where @In@), h2,(k), wl,(k), w2,(k)) is the kfh element of
A time complexity O(nl X n 2 ) is necessary for this algorithm. Note that the only exception is under the condition when Max(hl,,(i),h2,/(i))< Max (hl,,,(j), h2,,,(j) ).
, p?l $q m EEL33 Figure 4 illustrates that the combination of modules A2 and B1 is unnecessary because it cannot generate an L-shaped module of N3 type as we expect. Other V series and H series combination algorithms can be implemented in similar ways.
Transfer Latency
As we apply the floorplan algorithms on the Internet, some problems are introduced. The most obvious one might be the network transfer latency. In order to speed up the computing of the minimum-area floorplan on the Internet, we introduce the multitasking technique widely used in the modern operation systems. In a multitasking system, users can simultaneously execute multiple programs. Taking advantage of multitasking, the total latency can be declined. For the example depicted in Figure 5 , in the traditional algorithm without multitasking, the total latency is tu+tc+rd+tHo. By using multitasking technique, because each node can fork two new processes to perform HRL algorithm simultaneously, the node VO will have the latency of Max(t,,t,)+t,, , and the total execution time of the floorplan is Max(tu,t,)+td+tHo.
PROBLEM AND RMG ALGORITHM
After introducing preliminaries, now we can formulate the problem as follows. Given a slicing andor wheel floorplan, find the minimum area which covers the enveloping rectangle of all modules such that the computing time is minimum. We introduce a novel algorithm, RMG algorithm, which stands for "Rotation, Modification and Grouping algorithm." In order to shorten the computing time, the objective is to raise the critical node in the floorplan tree to a level as high as possible without changing the floorplan. The three procedures of RMG algorithm are listed as follows.
0 Rotation algorithm rotates the structure of given floorplan trees so that the critical node will be raised to a higher level in the floorplan tree. 0 Modification algorithm modifies the node type of floorplan tree after rotation so that the original structure of the floorplan can be preserved. 0 Grouping algorithm shrinks the whole subtree into a virtual node so that the floorplan tree can be simplified and easily analyzed with other nodes which have not been handled.
Rotation Algorithm
Rotation algorithm raises the critical node in a floorplan tree from a lower level to a higher one.
critical path: Let F be a floorplan tree. A critical path is a path from the root to the critical node. L-L type floorplan tree: An L-L type floorplan tree F is a floorplan tree with the critical path (root+Left-child+Left-child). The symbol "L" represents "Left," which expressess the direction of the critical path. R-R, L-R and R-L type floorplan tree are defined in similar ways. Figure 6 demonstrates the rotation algorithm. The rotation algorithm is very similar in spirit to the rotation of an AVL tree. 
Modification Algorithm
However, the floorplan structure may be inexact after rotation. Modification algorithm is to modify the node types of the rotated floorplan tree. After modification, the corresponding floorplan of the modified floorplan tree occupies the same area with the original one. Besides, the modified subtree has a similar floorplan to the original subree. The floorplan of the modified subtree can be obtained by operating a mirror or a rotation on the corresponding subtree in the original floorplan. Therefore, we can recover the original floorplan according to the discrepancy.
Lemma I :
After applied rotation and modification algorithms to a subtree, the new floorplan of the subtree can be obtained by rotating or mirroring the original floorplan. Grouping algorithm is to group a subtree into a virtual node so that RMG algorithm will treat it as a leaf. The reason to virtually group a subtree is to simplify the floorplan tree so that RMG algorithm can perform optimization recursively. Another reason is that no improvement can be obtained by rotating the nodes inside this subtree. The four basic pattems are illustrated in Figure 8 . For type (a), no rotation has been performed so .that there exists an opportunity to rotate it in the future. Hence, no grouping in this case. For types (b) and (c), the critical node has been raised to a higher level after rotation algorithm, there exists no opportunity to raise other leaves. In this case, we can group this subtree into a virtual leaf. Type (d) can be transformed to type (b) or (c) by grouping the left or the right subtree, depending on which of the access latency is larger. Applied rotation, modification and grouping recursively, each type of floorplan can be grouped into type (a) eventually. The RMG algorithm will recursively traverse from the root, and then the left subtree and the right subtree to find subtrees matching the basic pattems represented in Figure 8 . If the patterns are found, RMG algorithm is performed to minimize the total execution time of subtrees. Figure 9 gives the global view of RMG algorithm; Figure 10 presents the pseudo code of RMG algorithm. As RMG algorithm collaborates with HRL algorithm, we can create an areaminimum floorplan within minimum execution time. We implemented RMG and HRL algorithms in C language on a Sun Sparc20 platform. RMG algorithm can solve the traditional floorplan problem by specifying all modules 10-cated in a local host. In other words, the program only performs HRL algorithm if restricted in a local host. The floorplan with 25 rectangular modules shown in Figure   ll 16,16,1,1),(8,8,2,2),(4,4,4,4),(2,2,8,8),(1,~,16,16 )1 0 EX4: ((1 2,12,1,1),(6,6,2,2),(4,4,3,3),(3,3,4,4),(2,2,6,6),(1,1,12 ,12)1 0 EX5: ((24,24,1,1),(12,12,2,2) , (8, 8, 3, 3) , (6, 6, 4, 4) , (4,4,6,6),(3,3,8,8) , (2,~~,1 The execution time of HRL algorithm on each of the benchmarks is not only very small but also comparable to the traditional floorplan area minimization algorithms as captured in Table I . The floorplan with 8 rectangular modules is shown in Figure 1 l(b) . In experiment EX6, each module has eight 2,12),(1,1,24,24)1 possible realizations, { (24, 24, 1, l ) , (12, 12, 2, 2), (8, 8, 3, 3),  (6,6,4,4), (4,4,6,6), (3, 3, 8, 8). (2, 2, 12, 121, (1, 1.4.4) ). Since HRL can generate the floorplan with minimum area, the resulting area is not shown here. The experimental results in Table I1 show that the execution time can be reduced by 31.91% -47.06%. The computation time is decrease by incorporating RMG algorithm into the HRL algorithm. Once the remote data access latency is longer than the computing time without latency, the execution time improved by RMG algorithm would be almost equal to the computing time without data access latency.
An Overview of RMG Algorithm
CONCLUSIONS
With the dramatic increase of transistor count in VLSI physical design, an efficient strategy to merge the design is needed. In this paper, we try to solve a well-known areaminimization floorplan problem on the Internet. The authors propose a novel algorithm, RMG algorithm. Taking advantage of distributed computing and resource sharing, RMG algorithm solves the area minimization of a hierarchical floorplan in the Internet environment. RMG algorithm reduces the execution time by shortening the critical path in the floorplan tree. With creating floorplan design in the Internet environment, designers can conveniently catch the latest design without wasting time in communication. By the example, it can be seen that the Internet favors Electronic Design Automation (EDA).
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